



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/769,692	01/30/2004	Andrew M. Spencer	10015022-1	8610
22879	7590	06/30/2006	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400				GU, SHAWN X
ART UNIT		PAPER NUMBER		
		2189		

DATE MAILED: 06/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/769,692	SPENCER ET AL.
	Examiner	Art Unit
	Shawn Gu	2189

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 18 May 2006.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-27 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-12, 19 and 22-27 is/are rejected.
 7) Claim(s) 13-18, 20 and 21 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 30 January 2004 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. This final Office action is in response to the amendment filed on 18 May 2006.

Claims 1-27 are pending. All objections and rejections not repeated below are withdrawn.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claim 7 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Per claim 7, it is unclear to one ordinarily skilled in the art how it is possible for a microprocessor that reads and writes directly to a memory can do so without having any physical electrical interconnections. If there is no need for such interconnections, then how are the read data and the write data transferred between the microprocessor and the memory? Appropriate corrections are required.

4. Claim 7 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Per claim 7, the Applicant claims there is no need for physical electrical interconnections between the microprocessor and the memory on the system-on-a-chip. However, according to Figures 1 and 2, such interconnections are clearly present between the microprocessor and the memory (see Fig. 1, item 42 and Fig. 2, item 74). Appropriate corrections are required.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1, 2, 3, 4, 7-9, 11, 12, 22, 23, 24, and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katayama et al. [US 6,317,371 B2] (hereinafter "Katayama"), in further view of Hauck [US 6,961,807 B1] (hereinafter "Hauck").

Per claims 1, 2, 3, 4, 8, 24, and 27, Katayama teaches a microprocessor (Col 9, Lines 53-55; the personal computer/host must have at least one microprocessor) and a system-on-a-chip (Col 20, Lines 55-63), the system-on-a-chip comprising:

a non-volatile semiconductor-based imperfect (Col 15, Lines 9-20; Col 16, Lines 1-14 and Lines 21-37; Fig 7, Data Region ECC 66) memory device (Fig 1, Electrical Reloadable ROM 1; Fig 6, Electrically Reloadable ROM 52; Col 9, Lines 6-18; Col 14, Lines 23-25); and

a memory controller separate from the microprocessor (Fig 6, Controller 51; Controller 51 is on Flash Memory Card/Chip 50, which is separate from the microprocessor described above) and configured to receive from the microprocessor at least one data block having an associated logical block address (Col 14, Lines 24-27; Col 14, Lines 32-40; Col 14, Lines 55-60; Col 15, Lines 46-67; Col 16, Lines 1-14), to translate the associated logical block address to a corresponding physical block address (Col 17, Lines 1-25; Col 9, Lines 66-67; Col 10, Lines 1-7; Col 11, Lines 41-67; Col 12, Lines 1-7), to provide for the at least one data block an error correction code that is a function of the at least one data block (Col 15, Lines 9-20; Col 16, Lines 1-14; Fig 7, 66 Data Region ECC), to send the at least one data block and error correction code to the non-volatile semiconductor-based imperfect memory device (Col 16, Lines 1-14; Col 17, Lines 1-25), and to provide error detection and correction for the at least one data block based on the at least one data block and error correction code read from the non-volatile semiconductor-based imperfect memory device (Col 16, Lines 21-37).

Katayama further teaches that the Memory Controller 51 and the non-volatile imperfect semiconductor memory device 52 are in a system-on-a-chip to reduce the scale of the circuitry (Col 20, Lines 55-63), but does not specifically disclose that the microprocessor is also in the system-on-a-chip, although its system-on-a-chip does have a CPU to control the functionalities of the chip (Fig. 6, CPU 63). However, Hauck teaches a system-on-a-chip device comprising a controller, a memory, and a microprocessor (Hauck: Fig 3, Die 20, Package 60) in order to further reduce circuitry scale according to the same principle described by Katayama. Therefore, it would have been obvious to one ordinarily skilled in the art at the time of the Applicant's invention to further include Katayama's microprocessor in the system-on-a-chip of Katayama (Fig. 6, Flash Memory Card/Chip 50, Col 20, Lines 55-63), in order to reduce circuitry scale, bundle computing capability of the microprocessor to the system-on-a-chip device, and increasing portability.

It is clear that the system-on-a-chip described by claims 1-4 are already substantially described by the system-on-a-chip of claim 8.

It is also clear that the system-on-a-chip of claim 24 is substantially described by the system-on-a-chip of claim 8, and it is comprised within a mobile electronic device (Fig 6, 50 flash memory card is a mobile electronic device as it can be attached to and removed from other computing devices; Col 14, Lines 17-22; Lines 57-60), and the method of claim 27 is performed by the system-on-a-chip described by claims 8 and 24.

Per claim 7, Katayama in further view of Hauck further teaches:

the microprocessor reads and writes data directly to the non-volatile semiconductor-based imperfect memory device without a need for a separate memory controller chip (as described above in claim 8, the microprocessor, the controller, and the memory device are all on the same system-on-a-chip device, and therefore there is no need for a separate memory controller chip) or physical electrical interconnections.

Per claim 9, the combined references of Katayama and Hauck teach the memory controller further comprises:

a buffer memory configured to receive a plurality of data blocks (Fig 6, the combination of 59 Data Buffer 1 and Data Buffer 2), including the at least one data block, from the microprocessor and to send the plurality of data blocks to the non-volatile semiconductor-based imperfect memory device (Col 14, Lines 65-67; Col 15, Lines 1-8; Col 15, Lines 65-67; Col 16, Lines 1-13); and

a buffer manager (Fig 6, combination of 57 If/Control Circuit, 63 CPU, 58 Data Transfer Control Circuit, 61 host side switching circuit, 62 memory buffer side switching circuit) comprising:

a hardware-implemented logic block configured to manage the transfer of the plurality of data blocks between the microprocessor and the non-volatile semiconductor-based imperfect memory device (Fig 6, combination of 57 If/Control Circuit, 63 CPU, 58 Data Transfer Control Circuit, 61 host side switching circuit, 62 memory buffer side switching circuit), wherein the buffer manager enables the microprocessor to access a

first data block at a first location within the buffer memory while a second data block is concurrently being written to the non-volatile semiconductor-based imperfect memory device from a second location within the buffer memory (Col 16, Lines 37-41; Col 4, Lines 57-65); and

a memory mapping block configured to receive from the non-volatile semiconductor-based imperfect memory device a memory map indicating reserved memory locations within the non-volatile semiconductor-based imperfect (Col 6, Lines 20-52; Col 10, Lines 56-67; Col 11, Lines 1-3; Col 18, Lines 54-67; Fig 8; Fig 9) and comprising:

a hardware-implemented logic block configured to translate a logical block address to a corresponding physical block address based upon the memory map (Col 17, Lines 1-25; Fig 8; Fig 9).

Per claim 11, Katayama further teaches the buffer memory comprises a number of bit positions wherein the number of bit positions is a multiple of a number of bit positions in the at least one data block (Fig 6, the combination of 59 Data Buffer 1 and Data Buffer 2 of the memory buffer is capable of storing two data blocks of 53 Stored Data; Col 14, Lines 65-67; Col 15, Lines 1-8).

Per claim 12, Katayama further teaches the number of buffer memory bit positions is a multiple of 512 (Col 9, Lines 22-24; Col 14, Lines 33-37; each data block

is 512 bytes, and the memory buffer is capable of storing two data blocks as described in claim 11).

Per claim 22, it is clear the claim is already substantially disclosed as described above, with the memory interface of the instant claim comprising 58 Data Transfer Control Circuit, 63 CPU, 61 host side switching circuit, 62 memory buffer side switching circuit, IF/Control Circuit, 55 DATA ECC Circuit, 56 Administrative ECC Circuit, and buffers 59 and 60 of Figure 6.

Per claim 23, the memory interface described above is implemented in hardware (Fig 6, 58 Data Transfer Control Circuit, 63 CPU, 61 host side switching circuit, 62 memory buffer side switching circuit, IF/Control Circuit, 55 DATA ECC Circuit, and 56 Administrative ECC Circuit; also the buffers 59 and 60 must be hardware).

7. Claims 5 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katayama [US 6,317,371 B2] and Hauck [US 6,961,807 B1], in further view of Gibson et al. [5,557,596] (hereinafter “Gibson”).

Per claims 5 and 25, the claim is already substantially disclosed as described above, but the combined teaching of Katayama and Hauck does not teach that the memory device is an ultra-high density atomic resolution memory device. However, Gibson teaches that an ultra-high density atomic resolution memory device possesses the attributes of higher storage density, lower storage cost, faster access time and higher data rate than other information storage devices such as magnetic hard-drives,

Art Unit: 2189

optical drives, and DRAM (Col 1, Lines 10-56). Therefore, it would have been obvious to one ordinarily skilled in the art at the time of the Applicant's invention to use an ultra-high density atomic resolution memory device as the memory device of the combined teaching of Katayama and Hauck, in order to have higher storage density, lower storage cost, faster access time, and higher data rate.

8. Claims 6 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katayama [US 6,317,371 B2] and Hauck [US 6,961,807 B1], in further view of Bhattacharyya [US 6,466,471 B1] (hereinafter "Bhattacharyya").

Per claims 6 and 26, the claim is already substantially disclosed as described above, but the combined teaching of Katayama and Hauck does not teach that the memory device is a magnetic random access memory device. However, Bhattacharyya teaches that a magnetic random access memory device is a non-volatile memory that possesses the attributes of much faster data access time than conventional long term storage devices such as hard drives, smaller size, and less power consumption (Col 1, Lines 10-16). Therefore, it would have been obvious to one ordinarily skilled in the art at the time of the Applicant's invention to use a magnetic random access memory device as the memory device of the combined teaching of Katayama and Hauck, in order to have faster data access time, smaller size, and less power consumption.

9. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Katayama [US 6,317,371 B2] and Hauck [US 6,961,807 B1], in further view of Storm et al. [5,884,067] (hereinafter "Storm").

Per claim 10, the claim is already substantially disclosed as described above, but the combined teaching of Katayama and Hauck does not teach that the buffer memory is configured as a circular buffer. However, Storm teaches a circular buffer in a memory controller which possesses the attributes of reducing the frequency with which the data bus must stall while waiting for the memory module bus to clear when data is to be written to the memory when the buffer is used with a multi-processor system. Therefore, it would have been obvious to one ordinarily skilled in the art at the time of the Applicant's invention to use a circular buffer as the buffer memory of the combined teaching of Katayama and Hauck, in order to reduce bus stall frequency when used with a multi-processing system.

10. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Katayama [US 6,317,371 B2] and Hauck [US 6,961,807 B1], in further view of Wu et al. [US 6,917,967 B2] (hereinafter "Wu").

Per claim 19, the claim is already substantially disclosed as described above, but the combined teaching of Katayama and Hauck does not teach that the memory translator comprises a hardware-implemented logic block configured to synchronize a transfer of the plurality of data blocks between the buffer memory and the non-volatile semiconductor-based imperfect memory device. However, Wu teaches that a

hardware-implemented logic block (Fig 8, 10A and 10B must be hardware-implemented) which synchronizes data access and transfer of storage devices which are shared resources in order to enforce synchronization on the accesses of the shared resource so that they are accessed in a deterministic fashion (Col 14, Lines 25-67; Col 15, Lines 1-52). Since the buffer memory of Katayama and Hauck's combined teaching is also a shared resource, it would have been obvious to one ordinarily skilled in the art at the time of the Applicant's invention to use a hardware-implemented logic block in the translator of the combined teaching of Katayama and Hauck, in order to synchronize the accesses to the buffer memory in a deterministic fashion.

Allowable Subject Matter

11. Claims 13-18, 20, and 21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

12. The following is a statement of reasons for the indication of allowable subject matter:

Claim 13 is allowable as the combined teachings of Katayama and Hauck disclose the buffer manager configured to received a plurality of data blocks from the microprocessor, but none of the cited references teach that the plurality of data blocks

are set-up information blocks comprising information to enable transfer of the plurality of data blocks between the microprocessor and the non-volatile semiconductor-based imperfect memory device.

Claims 14-18 are allowable as they are dependent on claim 13 and contain further allowable subject matter.

Claim 20 is allowable as the combined teachings of Katayama, Hauck, and Wu disclose the hardware-implemented logic block to synchronize the transfer of the plurality of data blocks between the microprocessor and the buffer memory, but none of the cited references teaches that the microprocessor transfers data at a first bit-width and the buffer memory transfers data at a second bit-width, and the logic block comprises a plurality of buffers to synchronize the transfers.

Claim 21 is allowable as the combined teachings of Katayama, Hauck, and Wu disclose the hardware-implemented logic block to synchronize the transfer of the plurality of data blocks between the microprocessor and the buffer memory, but none of the cited references teaches that the microprocessor transfers data at a first data rate and the buffer memory transfers data at a second data rate, and the logic block comprises a plurality of buffers to synchronize the transfers.

Response to Arguments

13. Applicant's arguments filed on 18 May 2006 regarding claims 1-12, 19 and 22-27 have been considered but they are not persuasive. The amended claims are taught by Katayama [6,317,371] in further view of Hauck [6,961,807], Gibson [5,557,596], Bhattacharyya [6,466,471], Bell [5,410,707], Storm [5,884,067] and Wu [6,917,967] as described in the first Office Action and the instant Office Action as set forth above.

14. In the Applicant's argument regarding the independent claims 1, 8, 24 and 27 (see Remarks, Pg. 9, Para. 4-6; Pg. 10, Para. 1-2), the Applicant argues that Hauck's memory on the integrated circuit die 20 is neither non-volatile nor imperfect, and therefore Katayama in view of Hauck does not anticipate the above claims.

This argument is irrelevant based on the fact that Katayama already teaches a non-volatile and imperfect memory as described in the first and the present Office actions, the Non-volatile and Imperfect Memory 52 is implemented on a system-on-a-chip device with a Memory Controller 51 and a CPU 63 (see Fig. 6). The Applicant defined an imperfect memory as a memory device having permanent and temporary errors that require error correction (see Specification, Pg. 3, Para. [0010]). Katayama's memory 52 is clearly imperfect based on this definition (see Katayama, Discorrectable/Permanent Errors, Col. 6, Ln. 65-67 and Correctable/Temporary Errors, Col. 7, Ln. 1-13; see also Col 15, Lines 9-20; Col 16, Lines 1-14 and Lines 21-37; Fig 7, Data Region ECC 66). The only limitation lacking in Katayama's teaching is having the

Art Unit: 2189

microprocessor described in claim 8 on the same system-on-a-chip device with the Memory Controller 51 and the Memory 52. This limitation is taught by Hauck and is properly combined into Katayama's teaching based on the motivation argued by the Examiner in order to anticipate all of the independent claims of the instant application.

In the other responses regarding the dependent claims presented in the Applicant's Remarks, the Applicant did not present any further evidence or argument other than stating that the claims are allowable since the independent claims are allowable. The Examiner is maintaining the rejections of these claims.

15. Applicant's amendment in claim 7 invoked the new ground(s) of rejection presented in this Office action. No other new ground of rejection is presented by the Examiner in this Office Action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shawn Gu whose telephone number is (571) 272-0703. The examiner can normally be reached on 9am-5pm, Monday through Friday.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald Bragdon can be reached on (571) 272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Shawn X Gu
Patent Examiner
Art Unit 2189

17 June 2006



Reginald G. Bragdon
REGINALD G. BRAGDON
PRIMARY EXAMINER